wafer.space
@wafer.space
49 followers 94 following 3 posts
https://wafer.space - Budget silicon manufacturing, create integrated circuits without breaking the bank! $7k USD for 1,000 die of ~20mm2 of GF180MCU (open source) silicon.
Posts Media Videos Starter Packs
wafer.space
This live stream starts in a few hours!
wafer.space
Would love to know what your MVP criteria was!
Reposted by wafer.space
tinytapeout.com
It’s great to see people using our service to test bigger mixed signal designs like OpenRAM. In this test, Jesse put a tiny 16x32 RAM inside a 4 tile digital design.

tinytapeout.com/chips/ttsky2...
454 Single Port OpenRAM Testchip - Tiny Tapeout
Testchip of single port SRAM macro using two phase clocking
tinytapeout.com
Reposted by wafer.space
Reposted by wafer.space
tinytapeout.com
Mitch Altman has long inspired us, and as a tribute we included an ASIC version of his classic TV-B-Gone universal off button for TVs. We also took the opportunity to test Sylvain Munalt’s ROM.

tinytapeout.com/chips/ttsky2...
462 TV-B-Gone-EU (ROM Macro variant) - Tiny Tapeout
TV-B-Gone shuts down many TVs by sending IR codes
tinytapeout.com
Reposted by wafer.space
tinytapeout.com
Inspired by Peter Kinget, we commissioned Andrew Kang to create a Mini MOSBius especially for us. The idea is to enable analog designers to get faster feedback on their circuit designs with an analog FPGA.

tinytapeout.com/chips/ttsky2...
490 mini mosbius - Tiny Tapeout
a mosbius style chip in a 3x2 tt slot
tinytapeout.com
Reposted by wafer.space
tinytapeout.com
It was the first time we enabled 4 tile high designs, enabling a monster crowd sourced RISC-V microcontroller competition called Asteroid. At 60k standard cells, this is the biggest design so far on Tiny Tapeout.

tinytapeout.com/chips/ttsky2...
495 TinyQV 'Asteroids' - Crowdsourced Risc-V SoC - Tiny Tapeout
A Risc-V SoC with peripherals from the Tiny Tapeout Risc-V challenge, codename 'Asteroids'
tinytapeout.com
Reposted by wafer.space
tinytapeout.com
We just packed 237 of your projects into our most packed ASIC to date and submitted it for manufacture. Let’s take a look inside…
floorplan of the latest TT ASIC multi project chip
Reposted by wafer.space
mith.ro
Depends on the demand. I would like to get to once a month but once a quarter will probably be the initial frequency.
wafer.space
@mith.ro was interviewed by @chrisgammell.bsky.social about the @wafer.space service!

Find out more at wafer.space!
Reposted by wafer.space
chrisgammell.bsky.social
What happens when one of the main providers that enables #opensource #silicon to thrive...shuts down? Companies like @mith.ro's new wafer.space jump in and offer an even more compelling option. $7K for 1000 chips on the GlobalFoundries GF180MCU process. Learn more:

theamphour.com/703-building...
Reposted by wafer.space
rohan-devarc.bsky.social
Low power math within few clock cycles.

Imagine it, then put it into silicon.

Made by Vicharak aka @aksharvastarpara.bsky.social 's team and two FPGA freaks.

Check - t.co/vBGGA2i0uX

Thanks @mattvenn.net and @urishaked.bsky.social and whole @tinytapeout.com team for making this possible.
Reposted by wafer.space
johndmcmaster.bsky.social
Great meeting Mohamed Kassem at Latch-Up conference! Excited to watch ChipFoundry pick up the torch to enable SkyWater shuttle runs